


# LZ2/LZ2A (Z480) Intel Chief River Platform (Optimus) Block Diagram


01




PEG\_COMP connect to PIN H22&J22 W:4mils/S:15mils/L: 500mils.  
PEG\_COMP connect to PIN J21 W:12mils/S:15mils/L: 500mils.



## Processor pull-up(CPU)



## Ivy Bridge Processor (DDR3)




# Ivy Bridge Processor (GRAPHIC POWER)

04

[2,6,7,8,10,33,34,38,43]	+VCC_CORE
[2,6,7,8,10,33,34,38,43]	+1.05V_PCH
[34]	MAINON_15V
[2,33]	+1.5V_SUS
[10,27]	+1.5V_CPU
[7,10,33,34,40]	+1.8V
[33,34,39]	+0.85V
[33,41]	+VCC_GFX

## POWER

USBF




AG35 VCC01  
AG34 VCC02  
AG33 VCC03  
AG32 VCC04  
AG31 VCC05  
AG30 VCC06  
AG29 VCC07  
AG28 VCC08  
AG27 VCC09  
AG26 VCC10  
AG25 VCC11  
AG24 VCC12  
AG23 VCC13  
AG22 VCC14  
AG21 VCC15  
AG20 VCC16  
AG19 VCC17  
AG18 VCC18  
AG17 VCC19  
AG16 VCC20  
AG15 VCC21  
AG14 VCC22  
AG13 VCC23  
AG12 VCC24  
AG11 VCC25  
AG10 VCC26  
AG09 VCC27  
AG08 VCC28  
AG07 VCC29  
AG06 VCC30  
AG05 VCC31  
AG04 VCC32  
AG03 VCC33  
AG02 VCC34  
AG01 VCC35  
AG00 VCC36  
AG00 VCC37  
AG00 VCC38  
AG00 VCC39  
AG00 VCC40  
AG00 VCC41  
AG00 VCC42  
AG00 VCC43  
AG00 VCC44  
AG00 VCC45  
AG00 VCC46  
AG00 VCC47  
AG00 VCC48  
AG00 VCC49  
AG00 VCC50  
Y30 VCC51  
Y31 VCC52  
Y32 VCC53  
Y33 VCC54  
Y34 VCC55  
Y35 VCC56  
Y36 VCC57  
Y37 VCC58  
Y38 VCC59  
Y39 VCC60  
Y40 VCC61  
Y41 VCC62  
Y42 VCC63  
Y43 VCC64  
Y44 VCC65  
Y45 VCC66  
Y46 VCC67  
Y47 VCC68  
Y48 VCC69  
Y49 VCC70  
Y50 VCC71  
Y51 VCC72  
Y52 VCC73  
Y53 VCC74  
Y54 VCC75  
Y55 VCC76  
Y56 VCC77  
Y57 VCC78  
Y58 VCC79  
Y59 VCC80  
Y60 VCC81  
Y61 VCC82  
Y62 VCC83  
Y63 VCC84  
Y64 VCC85  
Y65 VCC86  
Y66 VCC87  
Y67 VCC88  
Y68 VCC89  
Y69 VCC90  
Y70 VCC91  
Y71 VCC92  
Y72 VCC93  
Y73 VCC94  
Y74 VCC95  
Y75 VCC96  
Y76 VCC97  
Y77 VCC98  
Y78 VCC99  
Y79 VCC100

## CORE SUPPLY


## SVID

## SENSE LINES



## POWER

USBG







AT24 VAXG1  
AT23 VAXG2  
AT22 VAXG3  
AT21 VAXG4  
AT20 VAXG5  
AT19 VAXG6  
AT18 VAXG7  
AT17 VAXG8  
AT16 VAXG9  
AT15 VAXG10  
AT14 VAXG11  
AT13 VAXG12  
AT12 VAXG13  
AT11 VAXG14  
AT10 VAXG15  
AT09 VAXG16  
AT08 VAXG17  
AT07 VAXG18  
AT06 VAXG19  
AT05 VAXG20  
AT04 VAXG21  
AT03 VAXG22  
AT02 VAXG23  
AT01 VAXG24  
AT00 VAXG25  
AT00 VAXG26  
AT00 VAXG27  
AT00 VAXG28  
AT00 VAXG29  
AT00 VAXG30  
AT00 VAXG31  
AT00 VAXG32  
AT00 VAXG33  
AT00 VAXG34  
AT00 VAXG35  
AT00 VAXG36  
AT00 VAXG37  
AT00 VAXG38  
AT00 VAXG39  
AT00 VAXG40  
AT00 VAXG41  
AT00 VAXG42  
AT00 VAXG43  
AT00 VAXG44  
AT00 VAXG45  
AT00 VAXG46  
AT00 VAXG47  
AT00 VAXG48  
AT00 VAXG49  
AT00 VAXG50  
AT00 VAXG51  
AT00 VAXG52  
AT00 VAXG53  
AT00 VAXG54

## GRAPHICS

## DDR3 - 1.5V RAILS

## SA RAIL

## MISC



## Ivy Bridge Processor (GND)

## Ivy Bridge Processor (RESERVED, CFG)

05

VSS

VSS

RESERVED

Ivy Bridge\_rPGA\_2DPC\_Rev0p61

## Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

	1	0
CFG2 (PEG Static Lane Reversal)	Normal Operation	Lane Reversed
CFG4 (DP Presence Strap)	Disable; No physical DP attached to eDP	Enable; An ext DP device is connected to eDP
CFG7 (PEG Defer Training)	PEG train immediately following xxRESETB de assertion	PEG wait for BIOS training





## CFG[6:5] (PCIe Port Bifurcation Straps)

11: (Default) x16 - Device 1 functions 1 and 2 disabled  
 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled  
 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)  
 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled




Cougar Point/Panther Point (LVDS,DDI)


U13C



## DPWROK FOR DSW (DEEP S3)




## System PWR\_OK(CLG)



On Die DSW VR Enable
High = Enable (Default)
Low = Disable


PCH Pull-high/low(CLG)




For AOAC




Cougar Point-M/Panther Point (PCI,USB,NVRAM)




Cougar Point-M/Panther Point (PCI-E,SMBUS,CLK)




PCI/USB OC# Pull-up (CLG)




## PCIE CLOCK




MPC Switch Control	
MPC_PWR_CTRL#	Low = MPC ON High = MPC OFF (Default)

MPC\_PWR\_CTRL# R465  \*1K\_4


### CLK\_REQ/Strap Pin(CLG)




## PLTRST#(CLG)




## SMBus(CLK)



**SMBus/Pull-up(CLG)**








Board ID For Function	ID1 GPIO6	ID2 GPIO16	ID3 GPIO13
SDV	0	0	0
SIV	0	0	1
SIT	0	1	0
SOVP			

Board ID use below GPIO:  
BOARD\_ID1  
BOARD\_ID2  
BOARD\_ID3

PCB\_LAYER\_ID:  
0-->6 layer  
1-->8 layer

System ID[0],ID[1]:  
-->LZ1 [0,0]  
-->LZ2 [0,1]  
-->LZ3 [1,0]

## GPIO Pull-up/Pull-down(CLG)




SATA2GP/GPIO36	Reserved	Rising edge of PWROK	This signal has a weak internal pull-down. NOTES: 1. The internal pull-down is disabled after PLTRST# deasserts. 2. This signal should not be pulled high when strap is sampled.
----------------	----------	----------------------	---

DMI TERMINATION VOLTAGE OVERRIDE	Low = Tx, Rx terminated to same voltage (DC Coupling Mode) (DEFAULT)
----------------------------------	--


FDI TERMINATION VOLTAGE OVERRIDE	Low - Tx, Rx terminated to same voltage
----------------------------------	---

BIOS RECOVERY	High = Disable (Default) Low = Enable
---------------	--

## SGPIO




TEST\_SET\_UP  
High = Strong (Default)




HOST\_ALERT#1\_R R466 1K 4

Intel MB Crypto Transport Layer Security (TLS) cipher suite  
Low = Disable (Default)  
High = Enable


## MFG-TEST




	SWITCHABLE	UMA
Stuff	R186	R195
No Stuff	R195	R186




PROJECT : LZ2A  
Quanta Computer Inc.



## Cougar Point/Panther Point (GND)







CPT\_PPT\_Rev\_0p5




CPT\_PPT\_Rev\_0p5

# DDR\_RVS (DDR)




www.vinafix.vn






PEX\_IOVDD+PEX\_IOVDDQ+PEX\_PLLVDD >3.45A



CAP CLOSE TO BGA



0ohm (R86)	
N13P-GS (GK107)	stuff
N13P-GL (GF108)	unstuff
N13M-GE1 (GF119)	unstuff

1/19 PCI\_EXPRESS

[42] GPU\_VCCSENSE  
[42] GPU\_VSSSENSE  
16 mils width for 110mA

R90 DIS@200F\_4

150mA

PLACE UNDER GPU


PLACE NEAR BGA

TESTMODE

PEX\_TERM

R94 DIS@10K\_4

R98 DIS@2.49K\_4



PEG Capacitance	
N13P-GS (GK107)	CH4222K9B04: CAP CHIP 0.22U 10V(+/-10%,X5R,0402)
N13P-GL (GF108)	CH41002KB93: CAP CHIP 0.1U 10V(+/-10%,X5R,0402)
N13M-GE1 (GF119)	

All GPU power rails must ramp up after VDD33. The following conditions must be met:

- ▶ tNVDD > 0
- ▶ tFBVDDQ > 0
- ▶ tPEX\_VDD > 0
- ▶ tPEX\_IOVDD > 0
- ▶ tPEX\_IOVDDQ > 0
- ▶ The ramp time for any rail must be more than 40 us.




Figure 17. Recommended Power On Sequencing Order







Figure 18. Recommended Power Off Sequencing Order




PEG CLK detect










Using internal thermal sensor



	Q6, Q63, R81, R104	R68, R102, R105, R463
N13P-GS	Unstuff	Stuff
N13P-GL	Stuff	Unstuff
N13M-GE1	Stuff	Unstuff

Table 5. Stuffing Options

GPU	Signal/Rail	Stuffing Option
H13P-GT/-GS/-LP, H14P-Q1/-Q3	I2C and GPIO	No stuff FET Stuff Q0 bypass resistor
	3V3MISC	Stuff FET No stuff Q0 bypass resistor
Other H13P and H13M	I2C and GPIO	Stuff FET No stuff Q0 bypass resistor
	3V3MISC	No stuff FET Stuff Q0 bypass resistor




Table 2. GB4-128 Ballout Compatibility

Ball Number	N13P-PES/-GL/-N51 Signal Names	N13M-GE1 Signal Names	N13P-GV / N13M-GS Signal Names	N13P-GT/-GS/-LP and N14P-Q1/-Q3 Signal Names	Comment
L3	CEC	NC	NC	NC	Place a 10k pull-up to 3V3 on N13P-PES/-GL/-N51.

	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0	
ROM_SO	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE	XXXX
ROM_SCLK	PCI_DEVIDE[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLL_EN_TERM	XXXX
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]	XXXX
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]	1111
STRAP1	3GIO_PADC[3]	3GIO_PADC[2]	3GIO_PADC[1]	3GIO_PADC[0]	0110
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]	XXXX
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED	0000
STRAP4	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V	XXXX

Resistance	Quanta PN	DESCRIPTION
4.99K/F_4	CS2492FB26	RES CHIP 4.99K 1/16W +1% (0402)
10K/F_4	CS31002FB26	RES CHIP 10K 1/16W +1% (0402)
15K/F_4	CS31502FB24	RES CHIP 15K 1/16W +1% (0402)
20K/F_4	CS32002FB29	RES CHIP 20K 1/16W +1% (0402)
24.9K/F_4	CS32492FB16	RES CHIP 24.9K 1/16W +1% (0402)
30K/F_4	CS33002FB13	RES CHIP 30K 1/16W +1% (0402)
34.8K/F_4	CS33482FB22	RES CHIP 34.8K 1/16W +1% (0402)
45.3K/F_4	CS34532FB18	RES CHIP 45.3K 1/16W +1% (0402)


VRAM Configuration Table \*ROM\_SI Strap Bit for RAM Mapping

VRAM Configure	Quanta PN(Q buy)	Quanta PN(W buy)	Vendor PN	RAMCFG [3:0]	ROM_SI
900MHz 2GB(128M*16) Samsung	AKDSMGWT500		K4W2G1646C-HC11	0x7(0111)	R87 (45.3K ohm)
900MHz 2GB(128M*16) Hynix	AKDSMGWTW00		H5TQ2G63BFR-11C	0x6(0110)	R87 (34.8K ohm)
900MHz 1GB(64M*16) Samsung	AKDSEGGT500		K4W1G1646C-BC11	0x3(0011)	R87 (20K ohm)
900MHz 1GB(64M*16) Hynix	AKDSLZWTW02		H5TQ1G63DFR-11C	0x2(0010)	R87 (15K ohm)

Res	PU	PD
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

GPU Model Strap Table

GPU Model	ROM_SO	ROM_SCLK	STRAP0	STRAP1	STRAP2	STRAP3	STRAP4
N13M-GE1-A1 (GF119)	R73 (30K ohm) PD	R77 (4.99K ohm) PU	R383 (45.3K ohm) PU	R41 (34.8K ohm) PD	R47 (4.99K ohm) PU	R52 (4.99K ohm) PD	R56 (10K ohm) PD
N13P-GL-A1 (GF108)	R73 (10K ohm) PD	R76 (15K ohm) PD	R383 (45.3K ohm) PU	R41 (45.3K ohm) PD	R47 (10K ohm) PU	NA	NA
N13P-GS-A2 (GK107)	R69 (10K ohm) PU	R77 (4.99K ohm) PU	R383 (45.3K ohm) PU	R41 (34.8K ohm) PD	R42 (15K ohm) PD	R52 (4.99K ohm) PD	R56 (10K ohm) PD



NVVDD Table	N13M-GE1-A1 (GF119)	N13P-GL-A1 (GF108)	N13P-GS-A1 (GK107)
	NVVDD (0.9V)	NVVDD (0.95V)	NVVDD (0.9V)
GPU_VID0	0 (R66)	0 (R66)	0 (R66)
GPU_VID1	0 (R62)	0 (R62)	0 (R62)
GPU_VID2	0 (R58)	1 (R59)	0 (R58)
GPU_VID3	0 (R57)	1 (R54)	0 (R57)
GPU_VID4	1 (R71)	0 (R40)	1 (R71)
GPU_VID5	1 (R385)	1 (R385)	1 (R385)

GPIO ASSIGNMENTS

GPIO pin Name	Normal Function	I/O	Functional Description
GPIO0	GPU_VID4	O	GPU Core VDD VID4
GPIO1	GPU_VID3	O	GPU Core VDD VID3
GPIO2	LCD_BL_PWM	O	Panel Backlight PWM Brightness Control
GPIO3	LCD_VCC or PSI	O	Panel Power Enable or Phase Shedding
GPIO4	LCD_BLEN	O	Panel Backlight Enable
GPIO5	GPU_VID1	O	GPU Core VDD VID1
GPIO6	GPU_VID2	O	GPU Core VDD VID2
GPIO7	3D Vision	O	3D Vision Left/Right signal
GPIO8	OVERT	I/O	Active Low Thermal Catastrophic Over Temperature
GPIO9	ALERT	I/O	Active Low Thermal Alert
GPIO10	MEM_VREF_CTL	O	Memory VREF Control
GPIO11	GPU_VID0	O	GPU Core VDD VID0
GPIO12	PWR_LEVEL	I	AC power detect or power supply overdraw input.
GPIO13	GPU_VID5	O	GPU Core VDD VID5
GPIO14	HPO_AB	I	Hot Plug Detect for IFAB
GPIO15	HPO_C	I	Hot Plug Detect for IFPC
GPIO16	PSI or MEM_VDD_CTL	O	Phase Shedding or Memory VDD VID
GPIO17	HPO_D	I	Hot Plug Detect for IFPD
GPIO18	HPO_E	I	Hot Plug Detect for IFPE
GPIO19	HPO_F	I	Hot Plug Detect for IFPF
GPIO20	Reserved		
GPIO21	Reserved		






Table 5. Stuffing Options


GPU	Signal/Rail	Stuffing Option
N13P-GT/-GS/-LP, N14P-Q1/-Q3	IZC and GPIO	No stuff FET Stuff 0Ω bypass resistor
	3V3MISC	Stuff FET No stuff 0Ω bypass resistor
Other N13P and N13M	IZC and GPIO	Stuff FET No stuff 0Ω bypass resistor
	3V3MISC	No stuff FET Stuff 0Ω bypass resistor




[15] VMA\_DQ[63..0]  
[15] VMA\_DM[7..0]  
[15] VMA\_WDQS[7..0]  
[15] VMA\_RDQS[7..0]


# CHANNEL A: 512MB/1024MB DDR3






[14,15,20,33,43] +1.5V\_GPU




Placement has to be close to VRAM
















For ESD




For EMI










## Back Light






## LANVCC





Place C5113, C5094 closed to U5006 pins 44, 45, and 40.



\* C476 and C472 are for U24 LAN\_EVDD12 pin 21.


## Transformer












Layout: All termination signal should have 30 mil trace

Reserve for Surge Line to GND Gas Tube Discharge

## RJ45 Connector






CODEC(ADO)









SATA HDD Connector.

SATA ODD Connector.

[7,10,21,22,25,29,30,33,34] +5V  
[6,7,8,9,10,12,13,14,15,17,21,22,23,24,25,27,29,30,31,32,33,34,37,38,41,42,43] +3V  
[10,34,35,36,37,38,39,40,41,42,43] +5VPCU  
[6,7,23,24,27,31,32,34,35,36,40] +3VPCU  
[23,30,34,36,43] +15V










## USB2.0\*1

## DC-IN Board






# FAN CONTROL





## 30




The schematic diagram illustrates the MMB ID pin connection. It features two MOSFETs, Q68A (PMOS) and Q68B (NMOS), both with gates connected to +3V. Q68A's source is connected to the MMB\_ID pin, while Q68B's source is connected to ground. The MMB\_ID pin is also connected to a network of resistors (R380, R381) and capacitors (C453, C454, C235, C229) for EMI and ESD protection. The MMB\_ID pin is also connected to the MMB\_CLK1, MMB\_DATA1, and MMB\_+5V pins. The MMB\_ID pin is connected to the MMB\_CONN CN4 connector.


# KEYBOARD




# LED



# POWER BOARD




# Card Reader BOARD






PROJECT : LZ2A  
Quanta Computer Inc.









Size Custom Document Number KB/PB/LED/CRB Rev 1A  
Date: Wednesday, November 30, 2011 Sheet 31 of 45




Screw for ME




## CPU BKT



## For ESD




For EMI





PROJECT : LZ2A  
Quanta Computer Inc.

Size B	Document Number <b>HOLD/SKEW/ESD/EMI</b>	Rev 1A
Date:	Wednesday, November 30, 2011	Sheet 33 of 45







## 3V\_S5, 5V\_S5




## LANVCC












[10,34,35,36,37,38,40,41,42,43] +5VPCU  
 [23,33,35,36,37,38,41,42] VIN  
 [4,33,34] +0.85V




G0	G1	VCCSA
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V

default 0.9V





[10,34,35,36,37,38,39,41,42,43] +5VPCU  
 [6,7,23,24,26,27,31,32,34,35,36] +3VPCU  
 [4,7,10,33,34] +1.8V







[6,7,8,9,10,12,13,14,15,17,21,22,23,24,25,26,27,29,30,31,32,33,34,37,38,41,42] +3V\_GPU  
 [14,16,17,18] +3V\_GPU  
 [10,34,35,36,37,38,39,40,41,42] +5VPCU  
 [14,15,19,20,33] +1.5V\_GPU  
 [23,26,30,34,36] +15V  
 [2,4,10,12,13,33,34,37] +1.5V\_SUS  
 [14,15,16,33] +1.05V\_GFX\_PCIE  
 [2,4,6,7,8,10,33,34,38] +1.05V\_PCH



[illegible]

[illegible]